UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/591,193	08/30/2006	Mohamed Azimane	US04 0145 US3	5900
	7590 12/22/200	9	EXAM	IINER
10/591,193 08/30/2006 Mohamed Azimane  65913 7590 12/22/2009  NXP, B.V.  NXP INTELLECTUAL PROPERTY & LICENSING  M/S41-SJ  1109 MCKAY DRIVE  SAN JOSE, CA 95131	MCMAHON, DANIEL F			
	DRIVE		ART UNIT	PAPER NUMBER
SAN JOSE, CA	A 95131		2117	
			NOTIFICATION DATE	DELIVERY MODE
			12/22/2009	ELECTRONIC

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

	Application No.	Applicant(s)					
Office Action Commence	10/591,193	AZIMANE ET AL.					
Office Action Summary	Examiner	Art Unit					
	DANIEL F. MCMAHON	2117					
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	L. ely filed the mailing date of this communication.					
Status							
1) Responsive to communication(s) filed on 17 No	ovember 2009.						
,	action is non-final.						
3) Since this application is in condition for allowar		secution as to the merits is					
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)⊠ Claim(s) <u>1 and 3-24</u> is/are pending in the applic	cation						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1 and 3-24</u> is/are rejected.	·= · · · · · · · · · · · · · · · · · ·						
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or	election requirement.						
Application Papers	·						
	_						
9) The specification is objected to by the Examiner.							
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Ex		• •					
	anniner. Note the attached Office	Action of form 1 10-102.					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a) All b) Some * c) None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)	,, <b>—</b> , , , , , ,	(DTO 440)					
1) X Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  Paper No(s)/Mail Date							
3) Information Disclosure Statement(s) (PTO/SB/08)  5) Notice of Informal Patent Application							
Paper No(s)/Mail Date 6) U Other:							

Art Unit: 2117

## **DETAILED ACTION**

#### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on November 17, 2009 has been entered.

Claims 1, 3 - 9, 12 - 17, and 19 - 23 have been amended.

Claim 2 is cancelled.

Claims 1 and 3 - 24 are pending in the application.

## Response to Amendment

2. The rejection to claims 2 - 4, under 35 U.S.C 112, second paragraph, is withdrawn in light of the amendments to the claims.

## Response to Arguments

3. Applicant's arguments with respect to claims 1, 9, and 17, under 35 U.S.C. 112, first paragraph, has been considered and is persuasive. The rejection to claims 1, 9, and 17, under 35 U.S.C 112, first paragraph, is withdrawn in light of applicant's argument.

Art Unit: 2117

4. Applicant's arguments with respect to claims 1, 3 – 13, 16 – 20, 23, and 24, under 35 U.S.C. 103(a), has been considered and is not persuasive.

Regarding claim 1, applicant argues: The prior art of record, specifically Churchill U.S. Patent 6,115,836, does not teach the amended limitation "wherein providing the external clock signal to the at least one internal memory block comprises providing the external clock signal to a plurality of different internal memory blocks according to a predetermined test pattern".

Specifically applicant argues, Churchill teaches using a larger pulse width than that generated internally, and is insufficient to teach the amended limitation.

Examiner understands the amended limitation of a predetermined test pattern to be equivalent to control signals used to enable and disable clock distribution (specification, page 6, lines 22 - 24). Churchill discloses control signals to distribute the internal clock signal (column 19, lines 5 - 10). Churchill additionally discloses enabling and disabling internal clock operation though the use of control signals (column 4, 49 - 67; column 5, 13 - 25).

Churchill additionally discloses different internal memory blocks (column 4, lines 10-18).

And for the reasons stated above the rejection of claims 1, 3 - 24 is maintained.

Art Unit: 2117

# Claim Rejections - 35 USC § 103 (New)

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1 13, and 16 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Churchill et al. U.S. Patent 6,115,836 (herein Churchill), in view of Irrinki et al. U.S. Patent 5,822,228 (herein Irrinki) and Savir U.S. Patent 5,642,362 (herein Savir).
- 7. Regarding claim 1, Churchill teaches: A method comprising: receiving an internal clock signal (figure 9, element 916) from a clock monitor of the self-timed memory (figure 9, element 902; figure 11c, element 1102); receiving an external clock signal (figure 2, clk); receiving a control signal (figure 9, element 912); and providing, in dependence upon the control signal, the internal clock signal to at least one internal memory block during a normal mode of operation of the self-timed memory (column 18, lines 6-12), and the external clock signal to the internal memory block during a test mode of the self-timed memory (column 19, lines 5-10), wherein providing the external clock signal to the at least one internal memory block comprises providing the external clock signal to a plurality of different internal memory blocks (column 4, lines 10-18) according to a predetermined test pattern (column 19, lines 5-10; column 4,49-67; column 5,13-25). Churchill does not explicitly teach: wherein the external clock signal

comprises a duty cycle that is different from a duty cycle of the internal clock signal; and detecting a slow-to-rise delay or a slow-to-fall delay in response to providing the external clock signal to the internal memory block during the test mode of the self-timed memory.

Irrinki teaches: wherein the external clock signal comprises a duty cycle that is different from a duty cycle of the internal clock signal (column 4, lines 13 – 15; claim 2).

A person of ordinary skill in the art, at the time of the invention, would find it obvious to combine the teachings of Churchill: a method for providing an external clock signal to an internal memory block of a self-timed memory comprising receiving an internal clock signal and receiving an external clock signal with the teaching of Irrinki: an external clock signal comprises a duty cycle that is different from a duty cycle of the internal clock signal for the purpose of performing propagation delay measurements (column 3, lines 39 – 46). Propagation delay testing is well known in the art (column 3, lines 39 – 46). Modification of the duty cycle of an external clock signal is well known in art for the purpose of propagation delay testing (column 4, lines 10 – 24). One of ordinary skill in the art, at the time of the invention, would have recognized that applying the known technique to the known device would have yielded a predictable result.

Savir teaches: detecting a slow-to-rise delay or a slow-to-fall delay in response to providing the external clock signal to the internal memory block during the test mode of the self-timed memory (column 1, lines 10 - 30).

A person of ordinary skill in the art, at the time of the invention, would find it obvious to combine the teachings of Churchill: a method for providing an external clock

signal to an internal memory block of a self-timed memory comprising receiving an internal clock signal and receiving an external clock signal with the teaching of Savir: detecting a slow-to-rise delay or a slow-to-fall delay for the purpose of device testing (column 1, lines 10 - 36). Slow-to-rise (STR) and slow-to-fall (STF) fault testing is well known technique in the art. One of ordinary skill in the art, at the time of the invention, would have recognized that applying the known technique to the known device would have yielded a predictable result.

8. Regarding claim 3, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 1. Churchill additionally teaches: the delay circuit programmed for generating an internal clock with a duty cycle less then 50% (column 17, lines 33 – 50). Churchill additionally teaches: an external clock with a configurable duty cycle (column 19, lines 5 – 10). Churchill does not explicitly teach: the duty cycle of the external clock signal received during test mode comprising a duty cycle lower than a 50% duty cycle typical for operation of the at least one internal memory block.

Irrinki teaches: the duty cycle of the external clock signal received during test mode comprising a duty cycle lower than a 50% duty cycle typical for operation of the at least one internal memory block (column 3, lines 39 – 46). And in view of the motivation previously stated above, for claim 1, the claim is rejected.

9. Regarding claim 4, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 1. Churchill additionally teaches: the duty cycle of the external clock signal

Application/Control Number: 10/591,193

Art Unit: 2117

received during test mode comprises a duty cycle higher than a 50% duty cycle typical for operation of the at least one internal memory block (column 18, lines 46 - 48; column 19, lines 5 - 10). And in view of the motivation previously stated above, for claim 1, the claim is rejected.

Page 7

- 10. Regarding claim 5, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 1. Churchill additionally teaches: providing internal clock signal to the at least one internal memory block in an absence of the control signal (column 19, lines 5 10). And in view of the motivation previously stated above, for claim 1, the claim is rejected.
- 11. Regarding claim 6, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 1. Churchill additionally teaches: receiving a control signal indicating initiation of the test mode (column 19, lines 5 10). And in view of the motivation previously stated above, for claim 1, the claim is rejected.
- 12. Regarding claim 7, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 6. Churchill additionally teaches: receiving a control signal indicating termination of the test mode (column 19, lines 5 10). And in view of the motivation previously stated above, for claim 1, the claim is rejected.

Application/Control Number: 10/591,193

Art Unit: 2117

13. Regarding claim 8, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 7. Churchill additionally teaches: receiving the control signal during the test mode (column 19, lines 5 - 10). And in view of the motivation previously stated above, for claim 1, the claim is rejected.

Page 8

14. Regarding claim 9, Churchill teaches: A self-timed memory (figure 2) comprising: at least one internal memory block (figure 2, element 202, 204, 206, 208, 214, 216, 218); a clock monitor (figure 9, 902) for receiving an external clock signal (figure 2, clk) and for providing a clock signal (figure 9, element 902) to the at least one internal memory block (figure 2, element 202, 204, 206, 208, 214, 216, 218); a test system (figure 9, element 908, 910) interposed between the clock monitor (figure 9, 902) and the at least one internal memory block (figure 2, element 202, 204, 206, 208, 214, 216, 218). The test system comprising: an internal clock signal input port (figure 9, element 908) in signal communication with the clock monitor for receiving an internal clock signal (figure 9, element 916); an external clock signal input port (figure 9, element 910) for receiving the external clock signal (figure 9, element 914); a control signal input port (figure 9, element 908) for receiving a control signal (figure 9, element 912); an output port in signal communication with the at least one internal memory block (figure 2, element 222); and a multiplexer in signal communication with the internal clock signal input port, the external clock signal input port, the control signal input port, and the output port (figure 9, element 908, 910); wherein the multiplexer is configured to receive the internal clock signal, the external clock signal, and the control signal; and wherein

Application/Control Number: 10/591,193

Art Unit: 2117

the multiplexer is further configured to provide, in dependence upon the control signal, the internal clock signal via the output port to the internal memory block during a normal mode of operation of the self-timed memory (column 18, lines 6-12), and the external clock signal to the internal memory block during a test mode of the self-timed memory (column 19, lines 5-10), wherein providing the external clock signal to the at least one internal memory block comprises providing the external clock signal to a plurality of different internal memory blocks (column 4, lines 10-18) according to a predetermined test pattern (column 19, lines 5-10; column 4, 49-67; column 5, 13-25). Churchill does not explicitly teach: wherein the external clock signal comprises a duty cycle that is different from a duty cycle of the internal clock signal; and detecting a slow-to-rise delay or a slow-to-fall delay in response to providing the external clock signal to the at least one internal memory block during the test mode of the self-timed memory.

Page 9

Irrinki teaches: wherein the external clock signal comprises a duty cycle that is different from a duty cycle of the internal clock signal (column 4, lines 13 – 15; claim 2).

Savir teaches: detecting a slow-to-rise delay or a slow-to-fall delay in response to providing the external clock signal to the at least one internal memory block during the test mode of the self-timed memory (column 1, lines 10 - 30). And in view of the motivation previously stated above, for claim 1, the claim is rejected.

15. Regarding claim 10, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 9. Churchill additionally teaches: the clock monitor comprises an input port for receiving the external clock signal (figure 9, element 902, signal 914) and wherein

Art Unit: 2117

the input port is connected to the external clock signal input port of the test system (figure 9, element 908. 910, signal 914). And in view of the motivation previously stated above, for claim 1, the claim is rejected.

- 16. Regarding claim 11, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 10. Churchill additionally teaches: test circuitry in signal communication with the test system (figure 2, element 212), the test circuitry for providing the control signal to the test system and for providing the external clock signal to the test system during the test mode (column 5, lines 13 25).
- 17. Regarding claim 12, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 9. Churchill additionally teaches: the at least one internal memory block comprises an address decoder (figure 2, element 204, 208). And in view of the motivation previously stated above, for claim 1, the claim is rejected.
- 18. Regarding claim 13, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 9. Churchill additionally teaches: the at least one internal memory block comprises a sense amplifier (figure 2, element 214). And in view of the motivation previously stated above, for claim 1, the claim is rejected.
- 19. Regarding claim 16, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 9. Churchill additionally teaches: the at least one internal memory block

Art Unit: 2117

comprises input/output latches (figure 2, element 216, 218). And in view of the motivation previously stated above, for claim 1, the claim is rejected.

20. Regarding claim 17, Churchill teaches: A self-timed memory (figure 2) comprising: at least one internal memory block (figure 2, element 202, 204, 206, 208, 214, 216, 218); a clock monitor (figure 9, 902) for receiving an external clock signal (figure 2, clk) and for providing a clock signal (figure 9, element 902) to the at least one internal memory block (figure 2, element 202, 204, 206, 208, 214, 216, 218); a test system (figure 9, element 908, 910) interposed between the clock monitor (figure 9, 902) and the at least one internal memory block(figure 2, element 202, 204, 206, 208, 214, 216, 218). The test system comprising: an internal clock signal input port (figure 9, element 908) in signal communication with the clock monitor for receiving an internal clock signal (figure 9, element 916); an external clock signal input port (figure 9, element 910) for receiving the external clock signal (figure 9, element 914); a control signal input port (figure 9, element 908) for receiving a control signal (figure 9, element 912); an output port in signal communication with the at least one internal memory block (figure 2, element 222); and control circuitry in signal communication with the internal clock signal input port, the external clock signal input port, the control signal input port and the output port (figure 9, element 908, 910); wherein the control circuitry is configured to receive the internal clock signal, the external clock signal, and the control signal; and wherein the control circuitry is further configured to provide, in dependence upon the control signal, the internal clock signal via the output port to the at least one internal

Art Unit: 2117

memory block during a normal mode of operation of the self-timed memory (column 18, lines 6 – 12), and for providing the external clock signal to the at least one internal memory block during a test mode of the self-timed memory (column 19, lines 5 - 10), wherein providing the external clock signal to the at least one internal memory block comprises providing the external clock signal to a plurality of different internal memory blocks (column 4, lines 10 - 18) according to a predetermined test pattern (column 19, lines 5 - 10; column 4, 49 - 67; column 5, 13 - 25). Churchill does not explicitly teach: wherein the external clock signal comprises a duty cycle that is different from a duty cycle of the internal clock signal; and detecting a slow-to-rise delay or a slow-to-fall delay in response to providing the external clock signal to the at least one internal memory block during the test mode of the self-timed memory..

Irrinki teaches: wherein the external clock signal comprises a duty cycle that is different from a duty cycle of the internal clock signal (column 4, lines 13 – 15; claim 2).

Savir teaches: detecting a slow-to-rise delay or a slow-to-fall delay in response to providing the external clock signal to the at least one internal memory block during the test mode of the self-timed memory (column 1, lines 10 - 30). And in view of the motivation previously stated above, for claim 1, the claim is rejected.

21. Regarding claim 18, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 17. Churchill additionally teaches: the control circuitry comprises a multiplexer (figure 9, element 908, 910). And in view of the motivation previously stated above, for claim 1, the claim is rejected.

Art Unit: 2117

22. Regarding claim 19, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 18. Churchill additionally teaches: the at least one internal memory block comprises an address decoder (figure 2, element 204, 208). And in view of the motivation previously stated above, for claim 1, the claim is rejected.

- 23. Regarding claim 20, Churchill, Irrinki, and Savir teach the limitations of the parent claim, claim 19. Churchill additionally teaches: the at least one internal memory block comprises a sense amplifier (figure 2, element 214). And in view of the motivation previously stated above, for claim 1, the claim is rejected.
- 24. Claims 14, 15, and 21 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Churchill and Irrinki, in view of Choi, U.S. Patent 6,324,115 (herein Choi).
- 25. Regarding claim 14, Churchill and Irrinki teach the limitations of the parent claim, claim 9. Churchill additionally teaches: the at least one internal memory block comprising a column decoder (figure 2, 208). Churchill does not explicitly teach: the at least one internal memory block comprising a bank decoder.

Choi teaches: at least one internal memory block comprising a bank decoder (figure 1, element 160).

A person of ordinary skill in the art, at the time of the invention, would find it obvious to combine the teachings of Churchill, a self-timed memory comprising an internal memory block, and a column decoder, as cited above, with the teaching of Choi, a bank decoder, for the purpose of addressing memory (column 1, lines 19-27). A self-timed memory is a well known device in the art. A bank decoder for addressing internal memory blocks is a well known technique (column 1, lines 38-41). One of ordinary skill in the art, at the time of the invention would have recognized that applying the known technique to the known device would have yielded the predictable result of addressable memory (abstract).

26. Regarding claim 15, Churchill and Irrinki teach the limitations of the parent claim, claim 9. Churchill teaches the limitations of the parent claim, claim 9. Churchill does not explicitly teach: the at least one internal memory block comprising a precharge and discharge circuitry.

Choi teaches: the at least one internal memory block comprising a precharge and discharge circuitry (figure 1, element 310, 320).

A person of ordinary skill in the art, at the time of the invention, would find it obvious to combine the teachings of Churchill, a self-timed memory comprising an internal memory block, as cited above, with the teaching of Choi, precharge and discharge circuitry. A self-timed memory is a well known device in the art. Precharge and discharge circuitry for accessing internal memory blocks is a well known technique (column 2, lines 51 – 58). One of ordinary skill in the art, at the time of the invention

Art Unit: 2117

would have recognized that applying the known technique to the known device would have yielded predictable the predictable result of addressable memory (abstract).

27. Regarding claim 21, Churchill and Irrinki teach the limitations of the parent claim, claim 20. Churchill additionally teaches: the internal memory block comprising a column decoder (figure 2, 208). Churchill does not explicitly teach: the at least one internal memory block comprising a bank decoder.

Choi teaches: an at least one internal memory block comprising a bank decoder (figure 1, element 160).

A person of ordinary skill in the art, at the time of the invention, would find it obvious to combine the teachings of Churchill, a self-timed memory comprising an internal memory block, and a column decoder, as cited above, with the teaching of Choi; a bank decoder, for the purpose of addressing memory (column 1, lines 19-27). A self-timed memory is a well known device in the art. A bank decoder for addressing internal memory blocks is a well known technique (column 1, lines 38-41). One of ordinary skill in the art, at the time of the invention would have recognized that applying the known technique to the known device would have yielded predictable the predictable result of addressable memory (abstract).

28. Regarding claim 22, Churchill and Irrinki teach the limitations of the parent claim, claim 21. Churchill teaches the limitations of the parent claim, claim 9. Churchill does

not explicitly teach: the at least one internal memory block comprising a precharge and discharge circuitry.

Choi teaches: the at least one internal memory block comprising a precharge and discharge circuitry (figure 1, element 310, 320).

A person of ordinary skill in the art, at the time of the invention, would find it obvious to combine the teachings of Churchill, a self-timed memory comprising an internal memory block, as cited above, with the teaching of Choi; precharge and discharge circuitry. A self-timed memory is a well known device in the art. Precharge and discharge circuitry for accessing internal memory blocks is a well known technique (column 2, lines 51 – 58). One of ordinary skill in the art, at the time of the invention would have recognized that applying the known technique to the known device would have yielded predictable the predictable result of addressable memory (abstract).

- 29. Regarding claim 23, Churchill, Irrinki, and Choi teach the limitations of the parent claim, claim 22. Churchill additionally teaches: the at least one internal memory block comprises input/output latches (figure 2, element 216, 218). And in view of the motivation previously stated above, for claim 1, the claim is rejected.
- 30. Regarding claim 24, Churchill, Irrinki, and Choi teach the limitations of the parent claim, claim 23. Churchill additionally teaches: test circuitry in signal communication with the test system (figure 2, element 212), the test circuitry for providing the control signal to the test system and for providing the external clock signal to the test system

during the test mode (column 5, lines 13 - 25). And in view of the motivation previously stated above, for claim 1, the claim is rejected.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DANIEL F. MCMAHON whose telephone number is (571)270-3232. The examiner can normally be reached on M-Th 8am-5pm(EST).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kevin Ellis can be reached on (571) 272-4205. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Art Unit: 2117

/Kevin L Ellis/ Supervisory Patent Examiner, Art Unit 2117